FMC225 – FMC ADC, 12-bit @ 4.0 GSPS and DAC, 14-bit @ 5.7 GSPS
・FPGA Mezzanine Card (FMC) per VITA 57
・TI ADC12J4000 ADC
・Usable output bandwidth of 800 MHz at 4x decimation and 4000 MSPS
・Usable output bandwidth of 100 MHz at 32x decimation and 4000 MSPS
・Bypass Mode for full Nyquist output bandwidth
・Analog Devices AD9129 DAC
・DC-to-1.4 GHz in Baseb and mode
・DC-to-1.0 GHz in 2x Interpolation mode
・1.4 to 4.2 GHz in Mix-Mode
・Excellent dynamic performance
・Front panel interface includes CLK In, Trig In, AnalogIn/Out, and GPIO
・Ultra Low-Noise wide-band PLL
・Option to route high speed sampling clock via the front panel for the ADC and the DAC
・On-chip delay locked loops (DLLs) optimize timing between different clock domains.
・RoHS compliant
この製品と類似する他の製品
-
MPM_VPX570(Development Accelerator “Multi-Path Modulation” Software Package)
VadaTech アナログI/O VPX 防衛
-
MI-16AO4(4-Channel Mutually-Isolated Analog Output Board With Isolated D/A conversion, and Clocking Rates to 400 KSPS per Channel)
GneralStandardsCorporation D/A PCI 試験 環境
-
MI-16AIO24WR( 24-Channel Mutually-Isolated Analog Input/Output PCI Board With Isolated A/D and D/A conversion, and Input Sampling Rates to 200 KSPS per Channel)
GneralStandardsCorporation アナログI/O PCI 試験 環境
-
MI-16AI4WR( 4-Channel Mutually-Isolated Wide-Range Analog Input Board with Isolated Conditioning and A/D conversion,and Sampling Rates to 200 KSPS per Channel)
GneralStandardsCorporation A/D PCI 試験 環境
